

Digital Integrated Circuits A Design Perspective

Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic

Arithmetic Circuits

1 Arithmetic Circuits

A Generic Digital Processor



2 Arithmetic Circuits

Building Blocks for Digital Architectures

Arithmetic unit

- Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)

Memory

- RAM, ROM, Buffers, Shift registers

Control

- Finite state machine (PLA, random logic.)
- Counters

Interconnect

- Switches
- Arbiters
- Bus

Arithmetic building blocks

□ Speed and power of arithmetic components often dominates the overall system performance

□ For each module, multiple topologies and ways of design exists, with each of them has its own advantages

□ A global picture is of crucial importance. A designer focus their attention on gates or transistors that have the largest impact on their goal function. Non-critical components can be developed routinely.

□ Typically two optimization process: logic optimization (re-arrange Boolean equations so that a faster or small circuit could be obtained) and circuit optimization (manipulate circuit topology and transistor sizes to optimize speed)

© Digital Integrated Circuits^{2nd}



Tile identical processing elements

5

Since the same operation has to be performed on each bit of a data word, the data path can consist of the number of bit slices (equal to the word length), each operating on a single bit – hence the term *bit-sliced* © Digital Integrated Circuits^{2nd} **Arithmetic Circuits**





© Digital Integrated Circuits^{2nd}

Full-Adder



G,D, ensures a carry bit will be generated or deleted at Co independent of Ci, While P guarantees that Ci will propagate to Co.

© Digital Integrated Circuits^{2nd}

$$S = A \oplus B \oplus C_{i}$$
$$= A\overline{B}\overline{C}_{i} + \overline{A}B\overline{C}_{i} + \overline{A}\overline{B}C_{i} + ABC_{j}$$
$$C_{0} = AB + BC_{i} + AC_{i}$$

$$S = A \oplus B \oplus C_{i}$$
$$= A\overline{B}\overline{C}_{i} + \overline{A}B\overline{C}_{i} + \overline{A}\overline{B}C_{i} + ABC_{i}$$

The Ripple-Carry Adder



Worst case delay linear with the number of bits

 $t_d = O(N)$

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit

© Digital Integrated Circuits^{2nd}

Complimentary Static CMOS Full Adder



10 Arithmetic Circuits

Complimentary Static CMOS Full Adder

□ Large PMOS stacks are present in both carry and sum generation circuits

□ Intrinsic load capacitance of C_0 signal is large and consists of eight capacitance components

□ There is one more inverter delay for carry and sum (worse when the load capacitance is large)

 \Box Note that critical signal C_i closer to the output node

Express Sum and Carry as a function of P, G, D

Define 3 new variable which ONLY depend on A, B

Generate (G) = AB Propagate (P) = $A \oplus B$ Delete (D) = $\overline{A} \overline{B}$

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$

Can also derive expressions for *S* and *C*_o based on *D* and *P* Note that we will be sometimes using an alternate definition for *Propagate (P)* = A + B

© Digital Integrated Circuits^{2nd}

Transmission Gate XOR

 $F = (A \bullet B + A \bullet B), 12$ transistors for complement ary implementation B



When B=0, M1/M2 off, M3/M4 transmission gate, so F=AB ¹³ © Digital Integrated Circuits^{2nd} Arithmetic Circuits

Transmission Gate Full Adder





Full-Adder



A	В	<i>C</i> _{<i>i</i>}	S	Со	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

16 Arithmetic Circuits



17 Arithmetic Circuits

Stick Diagram



Propagate/Generate Row

© Digital Integrated Circuits^{2nd}

Delay for the Manchester Carry Chain can be modeled similar to a linearized RC network as in transmission-gates

 \Box This means the propagation delay is quadratic in the number of bits *N* (but does not imply the delay will be larger than the ripple carry adder)

□ It might be necessary to insert signal buffering inverters.

□ Still a ripple carry adder, typically only good for small word length (<8/16 bits)

□ We need faster adders for computer and multimedia applications with word length 32-128 bits

Carry-Bypass Adder



Idea: If (P0 and P1 and P2 and P3 = 1) then $C_{o3} = C_0$, else "delete" or "generate"

Break the bit-slice organization

© Digital Integrated Circuits^{2nd}

Carry-Bypass Adder (cont.)



T_{setup}: overhead time to create G, P, D signals

© Digital Integrated Circuits^{2nd}

Carry Ripple versus Carry Bypass (both still linear)



© Digital Integrated Circuits^{2nd}

Carry-Select Adder



23 Arithmetic Circuits

Carry Select Adder: Critical Path



© Digital Integrated Circuits^{2nd}

Linear Carry Select



$$t_{adder} = t_{setup} + Mt_{carry} + (N/M)t_{mux} + t_{sun}$$

© Digital Integrated Circuits^{2nd}

Square Root Carry Select



$$t_{add} = t_{setup} + M t_{carry} + (\sqrt{2N}) t_{mux} + t_{sum}$$

26 Arithmetic Circuits

Adder Delays - Comparison



© Digital Integrated Circuits^{2nd}

LookAhead - Basic Idea



 $C_{o, k} = f(A_k, B_k, C_{o, k-1}) = G_k + P_k C_{o, k-1}$

28 Arithmetic Circuits

Look-Ahead: Topology

Expanding Lookahead equations:

$$C_{o, k} = G_k + P_k(G_{k-1} + P_{k-1}C_{o, k-2})$$

All the way:

$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}(... + P_1(G_0 + P_0C_{i,0})))$$



29 Arithmetic Circuits

Look-Ahead Adder: Logarithmic adder





30 Arithmetic Circuits

Carry Look-Ahead Trees

 $C_{0} = G_{0} + P_{0}C_{in}$ $C_{1} = G_{1} + P_{1}C_{0}$ $C_{2} = G_{2} + P_{2}C_{1}$ $C_{3} = G_{3} + P_{3}C_{2}$

 $C_{0} = G_{0} + P_{0}C_{in}$ $C_{1} = G_{1} + P_{1}C_{0} = G_{1} + G_{0}P_{1} + P_{1}P_{0}C_{in} = G_{1:0} + P_{1:0}C_{0}$

$(G_{1:0}=G_1+P_1G_0 P_{1:0}=P_1P_0)$

 $C_{2}=G_{2}+P_{2}C_{1}=G_{2}+G_{1}P_{2}+G_{0}P_{2}P_{1}+P_{2}P_{1}P_{0}C_{in} =G_{2:1}+P_{2:1}C_{0}$ $(G_{2:1}=G_{2}+P_{2}G_{1} P_{2:1}=P_{2}P_{1})$ $C_{3}=G_{3}+P_{3}C_{2} =G_{3}+G_{2}P_{3}+G_{1}P_{3}P_{2}+G_{0}P_{3}P_{2}P_{1}+P_{3}P_{2}P_{1}P_{0}C_{in}$ $=G_{3:2}+P_{3:2}C_{1}=G_{3:2}+P_{3:2}(G_{1:0}+P_{1:0}C_{0})=(G_{3:2}+P_{3:2}G_{1:0})+P_{3:2}P_{1:0}C_{0}$

Can continue building the tree hierarchically.

 $G_{3:2}=(G_3+P_3G_2)$ and $P_{3:2}=P_3P_2$ are called dot products. © Digital Integrated Circuits^{2nd} Arithmetic Circuits

Tree Adders



16-bit radix-2 Kogge-Stone tree (radix 2 means that the tree is Binary: it combines two dot product or carry words at a time at Each level of hierarchy)

© Digital Integrated Circuits^{2nd}

Tree Adders



16-bit radix-4 Kogge-Stone Tree

33 Arithmetic Circuits





16-bit radix-2 sparse tree with sparseness of 2

34 Arithmetic Circuits

Tree Adders



Brent-Kung Tree

© Digital Integrated Circuits^{2nd}

Intel Itanium Microprocessor



1000um

Itanium has 6 integer execution units like this

© Digital Integrated Circuits^{2nd}

Bit-Sliced Design



Tile identical processing elements

© Digital Integrated Circuits^{2nd}

Bit-Sliced Datapath

From register files / Cache / Bypass



The adder is implemented as a radix-4 Carry Look-Ahead adder, the red lines are forwarding the results of different stages

© Digital Integrated Circuits^{2nd}

Itanium Integer Datapath



© Digital Integrated Circuits^{2nd}

Courtesy of Intel



Multipliers

© Digital Integrated Circuits^{2nd}

The Binary Multiplication

$$Z = \ddot{X} \times Y = \frac{M + N - 1}{\sum_{k=0}^{N-1} Z_k 2^k}$$
$$= \left(\frac{M - 1}{\sum_{i=0}^{N-1} X_i 2^i} \right) \left(\frac{N - 1}{\sum_{j=0}^{N-1} Y_j 2^j} \right)$$
$$= \frac{M - 1}{\sum_{i=0}^{N-1} \left(\sum_{j=0}^{N-1} X_i Y_j 2^{i+j} \right)}$$
with
$$X = \frac{M - 1}{\sum_{i=0}^{N-1} X_i 2^i}$$
N - 1

 $Y = \sum_{j=0}^{N-1} Y_j 2^j$

© Digital Integrated Circuits^{2nd}

The Binary Multiplication



The Array Multiplier (4 by 4)



The carryout of the last adder for Yi is forwarded to Yi+1

© Digital Integrated Circuits^{2nd}

The MxN Array Multiplier — Critical Path



44 Arithmetic Circuits

Carry-Save Multiplier



$$t_{mult} = (N-1)t_{carry} + (N-1)t_{and} + t_{merge}$$

A more efficient
realization can be obtained
by noticing that the
multiplication results does
not change when the output
carry bits are passed
diagonally downwards
instead of to the right.

But need extra adders
(vector merging adders) that
can use fast carry look
ahead adders (since results
come at the same time)

Critical path is uniquely defined

45 Arithmetic Circuits

Multiplier Floorplan





X and Y signals are broadcasted through the complete array.

© Digital Integrated Circuits^{2nd}

Wallace-Tree Multiplier



Save the number of full adders

Increase the complexity of routing

© Digital Integrated Circuits^{2nd}

Wallace-Tree Multiplier



Can use carry Look-Ahead adder for the last stage

48 Arithmetic Circuits

Wallace-Tree Multiplier



© Digital Integrated Circuits^{2nd}

Booth encoding

□ Multiply by 01111110 gives 8 partial products, but two are all zero. Add these zero is waste of time.

□ Instead, multiply by 100000010, where 1 stands for -1. Then you need to only add (actually subtract) partial products, which improves speed

□ This kind of transformation is called *booth encoding*. It reduces the number of partial product to at most half of the original multiplier width.

□ The encoding logic is easily incorporated in the overall multiplier design.

Multipliers—Summary

- Optimization Goals Different Vs Binary Adder
- Once Again: Identify Critical Path
- Other possible techniques
 - Logarithmic versus Linear (Wallace Tree Mult)
 - Data encoding (Booth)
 - Pipelining

FIRST GLIMPSE AT SYSTEM LEVEL OPTIMIZATION

This is also why algorithmic invention has significant meaning to VLSI design.

© Digital Integrated Circuits^{2nd}





© Digital Integrated Circuits^{2nd}

The Binary Shifter



...

53 Arithmetic Circuits

The Barrel Shifter



© Digital Integrated Circuits^{2nd}

4x4 barrel shifter



Coder/decoder required to set shift bits

□ Signal pass through one gate independent of shift amount (parasitic capacitance may change the picture)

© Digital Integrated Circuits^{2nd}

Logarithmic Shifter



No separate coder/decoder is required

© Digital Integrated Circuits^{2nd}

0-7 bit Logarithmic Shifter A₃ Out3 A 2 Out2 A₁ Out1 A₀ **Out**0 Good for large shift amount (note that cascade pass

transistor slow down the gate and generate weak signals, buffers may be needed) 57 © Digital Integrated Circuits^{2nd}

Building Blocks for Digital Architectures

Arithmetic unit

- Bit-sliced datapath (adder, multiplier, shifter, comparator)

(comparator, divider, sin, cos etc)