# ECE 1315 DIGITAL LOGIC DESIGN 

## ECE Dept, UMD

Apr 11, Tuesday, 2006

## EXPERIMENT \# 10: Arbitrary Number Sequence

Design a synchronous counter that counts a sequence of three-bit numbers using T-ffs given by


For the T-ff function, use 74LS76 (JK-ff) by connecting the J and K inputs together. 74LS76 chips contain two JKffs, and each JK-ff has Preset and Clear control inputs that work active low, so both pairs of Preset and Clear should be tied to +5 V for normal FF operations. Also, be careful in connecting Vcc and GND. Vcc is at Pin 5 and GND is at Pin 13 in 74LS76. Since the states are the outputs of your circuit (counter), connect the three states to LogiScan F0, F1 and F2, and test the counter.

## Steps

1. Design the counter by following the result section.
2. Run your circuit by connecting the outputs to LogiScan F0, F1 and F2.
3. From the Clock menu of the LogiScan, click on the item "Clock Period" and set the period to slow enough such as 500 ms or 1000 ms to be able to see the change of states on the LogiScan F0-F2 display boxes. We will refer to this clock as the free-running clock in the future. Then, click on the "Start" under the Clock menu to start the free-running clock. The free running clock is generated on the LogiScan clock output. If your circuit works correctly, you should be able to see the changes of number sequence that matches the state diagram.
4. Don't forget to stop the free-running clock after the testing is done.

74LS76 Pin Outs

|  | $\cup_{16}$ | 1 K |
| :---: | :---: | :---: |
| 1 PRE ${ }^{\text {P }}$ | 15 | 10 |
| $1 \overline{\mathrm{CLR}} \square_{3}$ | 14 | $1 \overline{0}$ |
| 1 J 4 | 13 | GN |
| VCCL5 | 12 | 2 K |
| 2CLK | 11 | 20 |
| 2 PRE 7 | 10 | $2 \overline{\mathrm{Q}}$ |
| $\overline{\text { CLR }} \square^{8}$ |  | 2 J |

## EXPERIMENT \#10 RESULTS

Your Name: $\qquad$
Witnessed by Instructor or TA: $\qquad$
Date $\qquad$

Show your design process.
Step 1) State/Excitation Table (State Table with Tinputs)

## Step 2) FF Input Equations

Step 3) Verification of State Diagram and Make Correction If Necessary, i.e, redraw the state diagram after the don't care terms are fixed and check for orphan loops

[^0]Step 5) Observed the Counter Patterns from the LogiScan Using Free- Running Clock


[^0]:    Step 4) Final Circuit Diagram

